Executive Summary:

According to Reuters,  Meta Platforms (previously known as Facebook) plans to start manufacturing an artificial intelligence (AI) chip in ‌September as part of its plan to boost overall computing power to 14 gigawatts in 2027.  The social media firm’s data center chip, code-named “Iris,” is part of a four-generation project for Meta Training and Inference Accelerators (MTIA) that it will design in-house. The plan is to use custom-built silicon to improve the AI that powers its Facebook and ​Instagram social media platforms.

This move by Meta marks a pivotal moment in hyperscaler AI infrastructure strategy. This vertical integration play, executed through a multi-vendor supply chain (Broadcom design, TSMC manufacturing, Samsung RAM, SanDisk storage, Sumitomo fiber-optic equipment), has profound implications for telecom-grade optical networking, data center interconnect (DCI), and high-capacity Ethernet fabrics.

For IEEE Techblog readers focused on network architecture, standards, and infrastructure economics, the Meta MTIA story illuminates three critical trends:

1. Hyperscaler silicon sovereignty as a cost and performance lever.
2. Scaling challenge of 14 GW AI compute for optical transport and DCI.
3. The emerging “Network Supercycle” driven by agentic AI workloads as per Cisco.

Image Credit: Meta Platforms

…………………………………………………………………………………………………………………………………………………………………………………………………………………………..

The MTIA “Iris” Roadmap: Accelerating AI Silicon Cadence:

Meta’s Meta Training and Inference Accelerator (MTIA) program—now in its third generation with “Iris”—is pursuing an aggressive development cadence: a new chip every six months through 2027. This contrasts sharply with the industry-standard 12–18 month cadence for AI accelerators from NVIDIA, AMD, and even hyperscaler custom silicon programs (Google TPU, AWS Trainium)

Key MTIA milestones:

• MTIA v1 (2024): First-generation training/inference chip, proof-of-concept for Meta’s internal AI workloads

• MTIA v2 (early 2026): Performance and efficiency improvements, scaled deployment for Llama model training

• MTIA v3 “Iris” (September 2026): Production ramp, targeting higher throughput and lower power per inference

• MTIA v4 (2027): Next-generation architecture, expected to integrate advanced packaging, higher-bandwidth memory, and improved interconnect topologies

This cadence is not merely a technical achievement—it’s a strategic signal. Meta is betting that in-house silicon, even if initially less performant than NVIDIA’s H100/B100 or AMD’s MI300X, can deliver better total cost of ownership (TCO) when optimized for Meta’s specific workloads (Llama LLMs, recommendation systems, ad targeting).

---

Broadcom + TSMC: A Multi-Vendor Supply Chain Play:

Meta’s MTIA program is not a pure in-house design effort. The company is partnering with Broadcom for chip design and TSMC for advanced-node manufacturing (likely 5nm or 3nm process). This hybrid approach—hyperscaler architectural control with foundry and design partner execution—is becoming the dominant model for AI silicon:techcrunch

Why this matters: The multi-vendor AI chip supply chain is becoming a critical dependency for telecom-grade infrastructure. Broadcom’s involvement in both Meta’s MTIA and Apple’s $30B RF/FBAR deal (announced July 7–8, 2026) positions the company as a central player in both AI compute and 5G/6G RF ecosystems. For network architects, this means tracking Broadcom’s packaging, interconnect, and I/O roadmaps—not just NVIDIA’s.

---

14 GW Computing Target: The Optical and DCI Challenge:

Meta’s internal memo, reported by Reuters on July 9, 2026, outlines a target of 14 GW of computing capacity by 2027. To put this in perspective:

• 14 GW ≈ 14 large nuclear power plants (each ~1 GW)

• Current hyperscaler data center power draw: ~50–100 GW total across all hyperscalers (2025 estimate)

• Meta’s 2025 data center power: ~10–12 GW (estimated)

• Growth rate: ~15–20% CAGR in hyperscaler power draw, but Meta is targeting a step-function increase

This is not just a compute scaling story—it’s an optical transport and DCI scaling story. Each GW of AI compute requires:

• High-bandwidth optical interconnect within data centers (400G/800G/1.6T Ethernet, optical circuit switching)

• Long-haul DCI between data center campuses (coherent 800G/1.6T, subsea cable systems)

• Power and cooling infrastructure (liquid cooling, direct-to-chip, immersion)

• Fiber-optic cabling and fiber-optic equipment (Sumitomo, Corning, Prysmian)

---

Optical Transport Implications:

Meta’s 14 GW target implies a massive buildout of optical infrastructure. Key considerations for IEEE ComSoc readers:

1. Intra-DC Optical Fabrics: AI clusters (e.g., 10K–100K GPU/TPU/MTIA nodes) require non-blocking, low-latency optical fabrics. Meta’s 2025–2026 data center designs likely use:

   • 800G/1.6T optical transceivers (OSFP, QSFP-DD)

   • Optical circuit switching (OCS) for dynamic bandwidth allocation (e.g., Oriole Networks PRISM, Google Apollo)

   • Co-packaged optics (CPO) and near-packaged optics (NPO) for power efficiency

2. Inter-DC DCI: Meta operates multiple data center campuses globally (U.S., Europe, Asia). Connecting these for AI workload distribution requires:

   • Coherent 800G/1.6T DCI (400ZR/ZR+, OpenROADM)

   • Subsea cable systems (e.g., Meta’s 2024–2026 investments in transatlantic and transpacific cables)

   • Terragraph-inspired metro fiber for regional campus interconnects

3. Fiber-Optic Equipment: Meta’s supply chain includes Sumitomo Electric for fiber-optic equipment, per the July 2026 memo. Sumitomo is a key supplier of:reuters

   • Optical amplifiers (EDFA)

   • Optical switches and ROADMs

   • Fiber-optic cables and connectors

Standards relevance: IEEE 802.3 (Ethernet), IEEE 802.1 (Time-Sensitive Networking), and ITU-T G.709 (OTN) are all directly impacted by Meta’s custom AI chip development program.

---

Cost Reduction vs. NVIDIA/AMD: The Vertical Integration Calculus & Why Hyperscalers Are Building Their Own AI Chips:

Meta’s MTIA program is part of a broader hyperscaler trend: vertical integration in AI silicon. The economic rationale is straightforward:

• NVIDIA H100/B100 pricing: $30K–$40K per GPU (2025–2026 list prices)

• AMD MI300X pricing: $20K–$30K per accelerator (2025–2026)

• Hyperscaler custom silicon TCO: 30–50% lower than NVIDIA/AMD at scale, despite lower peak performance

Meta’s internal analysis (per their July 2026 internal memo) likely shows that MTIA v3 “Iris” can deliver comparable inference throughput per dollar to NVIDIA H100 for Llama workloads, even if peak FLOPS are lower. This is because:

• Workload-specific optimization: MTIA is tuned for Meta’s LLM architectures (Llama 2/3/4), recommendation systems, and ad targeting—not general-purpose AI training.

• Supply chain control: Meta can negotiate better TSMC wafer pricing, avoid NVIDIA’s 20–30% gross margin, and reduce dependency on a single vendor.

• Software stack integration: Meta can optimize PyTorch, Llama inference libraries, and Meta’s internal AI frameworks for MTIA, reducing software overhead.

---

 NVIDIA’s AI Chip “tax” vs. Hyperscaler Pushback:

NVIDIA’s dominance in AI accelerators (80–90% market share in 2025) has created what hyperscalers call the “NVIDIA tax”: premium pricing, limited supply, and software lock-in (CUDA ecosystem). Meta’s MTIA, Google’s TPU, Amazon’s Trainium, and Microsoft’s Maia are all attempts to reduce this dependency.

This is analogous to the telecom industry’s historical pushback against Cisco/Juniper proprietary switching ASICs. Open networking (Barefoot Tofino, Broadcom StrataXGS, P4 programmability) and disaggregated hardware (white-box switches, SONiC NOS) emerged as responses. AI silicon is following a similar path: disaggregation, open software stacks, and multi-vendor supply chains.

---

Full AI Infrastructure Stack Diversification: Samsung, SanDisk, Sumitomo:

Meta’s July 2026 memo outlines a fully diversified AI infrastructure stack:

• AI accelerators: Meta MTIA (Broadcom design, TSMC fab)

• DRAM: Samsung (HBM3/HBM3e for high-bandwidth memory)

• Storage: SanDisk (NVMe SSDs, QLC/TLC NAND for model checkpoints and data lakes)

• Fiber-optic equipment: Sumitomo (optical amplifiers, switches, cables)

• Networking: Broadcom (Ethernet switches, NICs), potentially NVIDIA (Spectrum-X, Quantum InfiniBand for some clusters)

This diversification is not just about cost—it’s about supply chain resilience. The 2020–2023 chip shortage, U.S.-China trade tensions, and Taiwan geopolitics have made hyperscalers acutely aware of single-vendor risk.

Telecom relevance: This mirrors the telecom industry’s shift from Cisco/Juniper monolithic routers to disaggregated white-box switches, open optical line systems, and multi-vendor RAN (O-RAN, vRAN). The AI infrastructure stack is undergoing a similar transformation.

---

The “Network Supercycle” Narrative: AI Compute as a WAN Traffic Driver:

Cisco executives have framed agentic AI workloads as driving a new infrastructure investment wave, with AI inference projected to account for ~25% of total WAN traffic by 2035. Meta’s 14 GW target is a concrete manifestation of this thesis.

Key implications for WAN and DCI:

1. Bursty, Low-Latency Uplink Traffic: Agentic AI (e.g., autonomous coding agents, multi-agent collaboration) requires high uplink capacity, low latency, and guaranteed connectivity—exactly the traffic patterns Ookla’s July 2026 report highlighted as stressors for 5G networks.

2. East-West DCI Traffic: AI training and inference workloads require massive data movement between storage, compute, and memory across data center campuses. This drives demand for:

   • Coherent 800G/1.6T DCI

   • Optical circuit switching for dynamic bandwidth allocation

   • Subsea cable systems for intercontinental AI workload distribution

3. Token/Byte Monetization: Huawei’s July 2026 AI-centric network vision includes “token/byte” monetization strategies for AI-driven services in the upper-6 GHz band. Meta’s AI infrastructure buildout is the supply-side enabler for this demand-side monetization.techblog.comsoc+1

---

Nokia’s “Physical AI” Warning:

Nokia’s “Physical AI” study (covered in earlier Techblog posts) warns that high-volume, low-latency uplink traffic from physical AI applications (e.g., robotics, autonomous systems) may require a fundamental RAN redesign. Meta’s 14 GW target is a parallel data center-side manifestation of this trend: AI workloads are reshaping both RAN and DCI/optical architectures.techblog.comsoc+1

---

Standards and Interoperability: 

Meta’s MTIA “Iris” and 14 GW target have direct implications for several IEEE and standards activities:

IEEE 802.3 (Ethernet):

• 800G/1.6T Ethernet: IEEE 802.3df (800G/1.6T) and IEEE 802.3dj (1.6T/3.2T) are critical for AI cluster fabrics.

• Power over Ethernet (PoE) for AI racks: Higher-power PoE standards may be needed for AI accelerator racks and liquid-cooled systems.

IEEE 802.1 (Time-Sensitive Networking):

• Deterministic Ethernet for AI: Low-latency, jitter-free traffic for AI inference may require TSN profiles or new deterministic Ethernet extensions.

IEEE 802.15 (Wireless Personal Area Networks):

• AI-native wireless for edge inference: Meta’s MTIA may eventually extend to edge inference (e.g., AR/VR, metaverse), requiring low-power, high-bandwidth wireless standards.

ITU-T and OIF:

• Coherent DCI: ITU-T G.709 (OTN), G.709.x (coherent OTN), and OIF 400ZR/ZR+ are critical for inter-DCI.

• Open optical line systems: OpenROADM, OpenCable, and disaggregated optical line systems are relevant for hyperscaler DCI builds.

O-RAN and AI-RAN Alliance:

• AI-for-RAN vs. AI-on-RAN: Meta’s AI infrastructure could eventually support AI-on-RAN workloads (running AI inference on RAN/edge infrastructure), aligning with the AI-RAN Alliance’s vision.

---

Competitive Landscape – How Meta’s MTIA Compares:

Key takeaway: Meta’s MTIA is not the most performant AI accelerator, but it’s part of a broader hyperscaler strategy to reduce NVIDIA dependency, control TCO, and optimize for specific workloads.

---

Conclusions – The AI Infrastructure Stack as a Telecom-Grade Opportunity:

Meta’s MTIA “Iris” chip and 14 GW computing target are not just hyperscaler news—they are telecom-grade infrastructure news. For IEEE ComSoc readers, the implications are clear:

1. Optical transport and DCI will scale dramatically to support 14 GW of AI compute, creating demand for 800G/1.6T coherent optics, optical circuit switching, and subsea cable systems.

2. Hyperscaler silicon sovereignty is reshaping the AI accelerator market, with direct implications for Broadcom, TSMC, and the broader semiconductor supply chain.

3. The “Network Supercycle” is real, driven by agentic AI workloads that require high uplink capacity, low latency, and guaranteed connectivity.

4. Standards bodies (IEEE, ITU-T, OIF, O-RAN) must track AI infrastructure trends to ensure interoperability, performance, and cost efficiency.

For telecom network architects, optical engineers, and standards professionals, the Meta MTIA story is a call to action: AI infrastructure is the next frontier for telecom-grade networking. The question is not whether telecom and AI will converge—it’s how quickly and effectively the industry can adapt.

---

References:

https://www.reuters.com/world/asia-pacific/meta-put-ai-chip-into-production-september-it-looks-double-computing-capacity-2026-07-09/

Meta’s new AI chips will begin production in September

Cisco Execs: New “Network Supercycle” as Agentic AI Workloads Reshape Telecom Infrastructure

Ookla: AI workloads will force changes in 5G mobile network infrastructure

Nokia’s AI Applications Study: “Physical AI” may require RAN redesign to support high‑volume, low‑latency uplink traffic

Ookla: AI platform reliability decreases as outages surge

Huawei’s AI-Centric Network Vision: Six Imperatives for the Next Decade; Critical Questions for IEEE Techblog Community

Dell’Oro: AI RAN revenue forecast: $35B from 2026-to-2030; 3 types of AI RAN explained

AI-RAN and Agentic AI get real: Ericsson, Nokia, Verizon & other operators enter into a new network automation era

AI-RAN Reality Check: hype vs hesitation, shaky business case, no specific definition, no standards?

Analysis: Nvidia’s rumored new 6G AI-RAN – likely features/functions and industry impact

Dell’Oro: 2H2026 Data Center Capex to Accelerate due to massive AI Deployments

Dell’Oro: Analysis of the Nokia-NVIDIA-partnership on AI RAN